summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorDennis Kobert <dennis@kobert.dev>2025-03-25 15:51:51 +0100
committerDennis Kobert <dennis@kobert.dev>2025-03-25 15:52:04 +0100
commita7da9c7140181ab4ef4af5e5f3222ca44741d66a (patch)
treebaf07ce81cf60ff43749dfa5eedfeb6ffe540b70 /src
parent7f49625ee1cfadaf523da9e2c247fded90d82665 (diff)
Update ml script
Diffstat (limited to 'src')
-rw-r--r--src/benchmark.rs49
1 files changed, 31 insertions, 18 deletions
diff --git a/src/benchmark.rs b/src/benchmark.rs
index 6368fa8..6487c7a 100644
--- a/src/benchmark.rs
+++ b/src/benchmark.rs
@@ -379,15 +379,15 @@ fn define_available_events() -> Vec<(String, Event)> {
"cpu_cycles".to_string(),
Event::Hardware(Hardware::CPU_CYCLES),
),
- // (
- // "instructions".to_string(),
- // Event::Hardware(Hardware::INSTRUCTIONS),
- // ),
(
- "cache_references".to_string(),
- Event::Hardware(Hardware::CACHE_REFERENCES),
+ "instructions".to_string(),
+ Event::Hardware(Hardware::INSTRUCTIONS),
),
// (
+ // "cache_references".to_string(),
+ // Event::Hardware(Hardware::CACHE_REFERENCES),
+ // ),
+ // (
// "cache_misses".to_string(),
// Event::Hardware(Hardware::CACHE_MISSES),
// ),
@@ -395,14 +395,18 @@ fn define_available_events() -> Vec<(String, Event)> {
// "branch_instructions".to_string(),
// Event::Hardware(Hardware::BRANCH_INSTRUCTIONS),
// ),
- (
- "branch_misses".to_string(),
- Event::Hardware(Hardware::BRANCH_MISSES),
- ),
+ // (
+ // "branch_misses".to_string(),
+ // Event::Hardware(Hardware::BRANCH_MISSES),
+ // ),
(
"ref_cpu_cycles".to_string(),
Event::Hardware(Hardware::REF_CPU_CYCLES),
),
+ (
+ "stalled-cycles-frontend".to_string(),
+ Event::Hardware(Hardware::STALLED_CYCLES_FRONTEND),
+ ),
]);
// L1 Data Cache events
@@ -415,16 +419,25 @@ fn define_available_events() -> Vec<(String, Event)> {
// result: CacheResult::ACCESS,
// }),
// ),
- (
- "l1d_read_miss".to_string(),
- Event::Cache(Cache {
- which: WhichCache::L1D,
- operation: CacheOp::READ,
- result: CacheResult::MISS,
- }),
- ),
+ // (
+ // "l1d_read_miss".to_string(),
+ // Event::Cache(Cache {
+ // which: WhichCache::L1D,
+ // operation: CacheOp::READ,
+ // result: CacheResult::MISS,
+ // }),
+ // ),
]);
+ // events.push((
+ // "fp_ops_retired_by_type.all".to_string(),
+ // Event::Raw(4, 0xFF0A), // EventCode 0x0A with UMask 0xFF
+ // ));
+ events.push((
+ "sse_avx_ops_retired.all".to_string(),
+ Event::Raw(4, 0xFF0B), // EventCode 0x0B with UMask 0xFF
+ ));
+
// L1 Instruction Cache events
events.extend([
// (