diff options
| author | Dmitry Osipenko <digetx@gmail.com> | 2021-05-16 19:30:36 +0300 |
|---|---|---|
| committer | Thierry Reding <treding@nvidia.com> | 2021-05-31 15:16:25 +0200 |
| commit | 18a6a7150a894383e89152a820bd71d664628abd (patch) | |
| tree | eaf38bdfe17613f40f11e7932b318830641aa2eb /drivers/comedi | |
| parent | a7196048cd5168096c2c4f44a3939d7a6dcd06b9 (diff) | |
clk: tegra: Halve SCLK rate on Tegra20
Higher SCLK rates on Tegra20 require high core voltage. The higher
clock rate may have a positive performance effect only for AHB DMA
transfers and AVP CPU, but both aren't used by upstream kernel at all.
Halve SCLK rate on Tegra20 in order to remove the high core voltage
requirement.
Acked-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'drivers/comedi')
0 files changed, 0 insertions, 0 deletions