summaryrefslogtreecommitdiff
path: root/include/drm/exynos_drm.h
diff options
context:
space:
mode:
authorInki Dae <inki.dae@samsung.com>2012-04-23 19:26:34 +0900
committerInki Dae <inki.dae@samsung.com>2012-05-08 18:46:32 +0900
commitc01d73faad2f775036f0b37c753254479b79cbe6 (patch)
tree87926e114722abe8b63164447b0ef7cd418bb3ef /include/drm/exynos_drm.h
parent922f6e99368a6e513a6433bb9a21be274c029c51 (diff)
drm/exynos: added cache attribute support for gem.
with this patch, user application can set cache attribute(such as cachable, writecombime or non-cachable) of the memory region allocated by gem framework. Signed-off-by: Inki Dae <inki.dae@samsung.com> Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Diffstat (limited to 'include/drm/exynos_drm.h')
-rw-r--r--include/drm/exynos_drm.h11
1 files changed, 10 insertions, 1 deletions
diff --git a/include/drm/exynos_drm.h b/include/drm/exynos_drm.h
index e478de4e5d56..2d6eb06637bf 100644
--- a/include/drm/exynos_drm.h
+++ b/include/drm/exynos_drm.h
@@ -95,9 +95,18 @@ struct drm_exynos_plane_set_zpos {
/* memory type definitions. */
enum e_drm_exynos_gem_mem_type {
+ /* Physically Continuous memory and used as default. */
+ EXYNOS_BO_CONTIG = 0 << 0,
/* Physically Non-Continuous memory. */
EXYNOS_BO_NONCONTIG = 1 << 0,
- EXYNOS_BO_MASK = EXYNOS_BO_NONCONTIG
+ /* non-cachable mapping and used as default. */
+ EXYNOS_BO_NONCACHABLE = 0 << 1,
+ /* cachable mapping. */
+ EXYNOS_BO_CACHABLE = 1 << 1,
+ /* write-combine mapping. */
+ EXYNOS_BO_WC = 1 << 2,
+ EXYNOS_BO_MASK = EXYNOS_BO_NONCONTIG | EXYNOS_BO_CACHABLE |
+ EXYNOS_BO_WC
};
#define DRM_EXYNOS_GEM_CREATE 0x00