summaryrefslogtreecommitdiff
path: root/mm
diff options
context:
space:
mode:
authorFlorian Fainelli <florian@openwrt.org>2012-01-31 18:18:45 +0100
committerJohn Crispin <blogic@openwrt.org>2012-08-22 23:46:38 +0200
commit62cedc4fde2d15b08e4502aa3fb2d9d798f3ccd8 (patch)
treefee5a50adcb7181d44bf4f3364d46883bc49dd35 /mm
parent91405eb69ee007ee854aa917e2a15e6ccede2cd1 (diff)
MIPS: introduce CPU_R4K_CACHE_TLB
R4K-style CPUs having common code to support their caches and tlb have this boolean defined by default. Allows us to remove some lines in arch/mips/mm/Makefile. Signed-off-by: Florian Fainelli <florian@openwrt.org> Patchwork: http://patchwork.linux-mips.org/patch/3328/ Signed-off-by: John Crispin <blogic@openwrt.org>
Diffstat (limited to 'mm')
0 files changed, 0 insertions, 0 deletions