diff options
| author | Linus Torvalds <torvalds@linux-foundation.org> | 2020-07-05 12:23:49 -0700 | 
|---|---|---|
| committer | Linus Torvalds <torvalds@linux-foundation.org> | 2020-07-05 12:23:49 -0700 | 
| commit | 72674d480076067d627e708c0a062dd900438bd7 (patch) | |
| tree | 8ae54e966f78e59d48f9edad7aa3362eb87c2a9c /scripts/gdb/linux/clk.py | |
| parent | f23dbe18930ba992f5c8c7b31e80f40dd6716081 (diff) | |
| parent | cc801833a171163edb6385425349ba8903bd1b20 (diff) | |
Merge tag 'x86-urgent-2020-07-05' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip
Pull x86 fixes from Thomas Gleixner:
 "A series of fixes for x86:
   - Reset MXCSR in kernel_fpu_begin() to prevent using a stale user
     space value.
   - Prevent writing MSR_TEST_CTRL on CPUs which are not explicitly
     whitelisted for split lock detection. Some CPUs which do not
     support it crash even when the MSR is written to 0 which is the
     default value.
   - Fix the XEN PV fallout of the entry code rework
   - Fix the 32bit fallout of the entry code rework
   - Add more selftests to ensure that these entry problems don't come
     back.
   - Disable 16 bit segments on XEN PV. It's not supported because XEN
     PV does not implement ESPFIX64"
* tag 'x86-urgent-2020-07-05' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip:
  x86/ldt: Disable 16-bit segments on Xen PV
  x86/entry/32: Fix #MC and #DB wiring on x86_32
  x86/entry/xen: Route #DB correctly on Xen PV
  x86/entry, selftests: Further improve user entry sanity checks
  x86/entry/compat: Clear RAX high bits on Xen PV SYSENTER
  selftests/x86: Consolidate and fix get/set_eflags() helpers
  selftests/x86/syscall_nt: Clear weird flags after each test
  selftests/x86/syscall_nt: Add more flag combinations
  x86/entry/64/compat: Fix Xen PV SYSENTER frame setup
  x86/entry: Move SYSENTER's regs->sp and regs->flags fixups into C
  x86/entry: Assert that syscalls are on the right stack
  x86/split_lock: Don't write MSR_TEST_CTRL on CPUs that aren't whitelisted
  x86/fpu: Reset MXCSR to default in kernel_fpu_begin()
Diffstat (limited to 'scripts/gdb/linux/clk.py')
0 files changed, 0 insertions, 0 deletions
