summaryrefslogtreecommitdiff
path: root/arch/riscv/kernel
AgeCommit message (Expand)Author
2019-01-07Fix a handful of audit-related issuePalmer Dabbelt
2019-01-07riscv: fix trace_sys_exit hookDavid Abdurachmanov
2019-01-07riscv: define CREATE_TRACE_POINTS in ptrace.cDavid Abdurachmanov
2019-01-07riscv: audit: add audit hook in do_syscall_trace_enter/exit()David Abdurachmanov
2019-01-07riscv: add audit supportDavid Abdurachmanov
2019-01-07RISC-V: Support MODULE_SECTIONS mechanism on RV32Zong Li
2019-01-07riscv: don't stop itself in smp_send_stopAndreas Schwab
2019-01-07arch: riscv: support kernel command line forcing when no DTB passedPaul Walmsley
2019-01-07RISC-V: Make BSS section as the last section in vmlinux.lds.SAnup Patel
2019-01-03Remove 'type' argument from access_ok() functionLinus Torvalds
2018-12-21RISC-V: Move from EARLY_PRINTK to SBI earlyconPalmer Dabbelt
2018-12-21riscv: remove unused variable in ftraceDavid Abdurachmanov
2018-12-21RISC-V: add of_node_put()Yangtao Li
2018-12-21RISC-V: Fix of_node_* refcountAtish Patra
2018-12-17RISC-V: Remove EARLY_PRINTK supportAnup Patel
2018-11-30Merge tag 'trace-v4.20-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/...Linus Torvalds
2018-11-27riscv/function_graph: Simplify with function_graph_enter()Steven Rostedt (VMware)
2018-11-20RISC-V: recognize S/U mode bits in print_isaPatrick Stählin
2018-11-20RISC-V: Build flat and compressed kernel imagesAnup Patel
2018-11-12RISC-V: Silence some module warnings on 32-bitOlof Johansson
2018-10-31RISC-V: properly determine hardware capsAndreas Schwab
2018-10-22RISC-V: SMP cleanup and new featuresPalmer Dabbelt
2018-10-22RISC-V: Fix some RV32 bugs and build failuresPalmer Dabbelt
2018-10-22riscv: Add support to no-FPU systemsPalmer Dabbelt
2018-10-22RISC-V: remove the unused return_to_handler exportChristoph Hellwig
2018-10-22RISC-V: Add FP register ptrace support for gdb.Jim Wilson
2018-10-22RISC-V: Mask out the F extension on systems without DPalmer Dabbelt
2018-10-22RISC-V: Don't set cacheinfo.{physical_line_partition,attributes}Palmer Dabbelt
2018-10-22RISC-V: Show IPI statsAnup Patel
2018-10-22RISC-V: Show CPU ID and Hart ID separately in /proc/cpuinfoAnup Patel
2018-10-22RISC-V: Use Linux logical CPU number instead of hartidAtish Patra
2018-10-22RISC-V: Add logical CPU indexing for RISC-VAtish Patra
2018-10-22RISC-V: Use WRITE_ONCE instead of direct accessAtish Patra
2018-10-22RISC-V: Use mmgrab()Palmer Dabbelt
2018-10-22RISC-V: Rename im_okay_therefore_i_am to found_boot_cpuPalmer Dabbelt
2018-10-22RISC-V: Rename riscv_of_processor_hart to riscv_of_processor_hartidPalmer Dabbelt
2018-10-22RISC-V: Disable preemption before enabling interruptsAtish Patra
2018-10-22RISC-V: Comment on the TLB flush in smp_callin()Palmer Dabbelt
2018-10-22RISC-V: Filter ISA and MMU values in cpuinfoPalmer Dabbelt
2018-10-22RISC-V: Don't set cacheinfo.{physical_line_partition,attributes}Palmer Dabbelt
2018-10-22RISC-V: No need to pass scause as arg to do_IRQ()Anup Patel
2018-10-22RISC-V: Use swiotlb on RV64 onlyZong Li
2018-10-22Auto-detect whether a FPU existsAlan Kao
2018-10-22Allow to disable FPU supportAlan Kao
2018-10-22Refactor FPU code in signal setup/return proceduresAlan Kao
2018-10-22Extract FPU context operations from entry.SAlan Kao
2018-10-02RISCV: Fix end PFN for low memoryAtish Patra
2018-09-04riscv: Do not overwrite initrd_start and initrd_endGuenter Roeck
2018-08-28RISC-V: Use a less ugly workaround for unused variable warningsPalmer Dabbelt
2018-08-20RISC-V: Define sys_riscv_flush_icache when SMP=nPalmer Dabbelt