index
:
pm24.git
master
perf-mon
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
renesas
/
r9a07g043-cpg.c
Age
Commit message (
Expand
)
Author
2022-05-05
clk: renesas: rzg2l: Make use of CLK_MON registers optional
Phil Edworthy
2022-05-05
clk: renesas: rzg2l: Set HIWORD mask for all mux and dividers
Phil Edworthy
2022-05-05
clk: renesas: rzg2l: Add read only versions of the clk macros
Phil Edworthy
2022-05-05
clk: renesas: rzg2l: Move the DEF_MUX array size calc into the macro
Phil Edworthy
2022-05-05
clk: renesas: r9a07g043: Add clock and reset entries for ADC
Biju Das
2022-05-05
clk: renesas: r9a07g043: Add TSU clock and reset entry
Biju Das
2022-05-05
clk: renesas: r9a07g043: Add RSPI clock and reset entries
Biju Das
2022-05-05
clk: renesas: r9a07g043: Add clock and reset entries for SPI Multi I/O Bus Co...
Biju Das
2022-04-28
clk: renesas: r9a07g043: Add WDT clock and reset entries
Biju Das
2022-04-28
clk: renesas: r9a07g043: Add OSTM clock and reset entries
Biju Das
2022-04-28
clk: renesas: r9a07g043: Add clock and reset entries for CANFD
Biju Das
2022-04-28
clk: renesas: r9a07g043: Add USB clocks/resets
Biju Das
2022-04-28
clk: renesas: r9a07g043: Add SSIF-2 clock and reset entries
Biju Das
2022-04-28
clk: renesas: r9a07g043: Add I2C clocks/resets
Biju Das
2022-04-13
clk: renesas: r9a07g043: Add SDHI clock and reset entries
Biju Das
2022-04-13
clk: renesas: r9a07g043: Add GbEthernet clock/reset
Biju Das
2022-04-13
clk: renesas: r9a07g043: Add ethernet clock sources
Biju Das
2022-04-13
clk: renesas: r9a07g043: Add GPIO clock and reset entries
Biju Das
2022-04-13
clk: renesas: Add support for RZ/G2UL SoC
Biju Das