summaryrefslogtreecommitdiff
path: root/drivers/clk/renesas
AgeCommit message (Expand)Author
2019-07-12scripts/spelling.txt: add spelling fix for prohibitedChris Paterson
2019-05-15clk: Remove io.h from clk-provider.hStephen Boyd
2019-05-07Merge branches 'clk-stm32f4', 'clk-tegra', 'clk-at91', 'clk-sifive-fu540' and...Stephen Boyd
2019-05-01clk: renesas: Use the correct style for SPDX License IdentifierNishad Kamdar
2019-04-11clk: renesas: rcar-gen3: Remove unused variableStephen Boyd
2019-04-04clk: renesas: rcar-gen3: Fix cpg_sd_clock_round_rate() return valueTakeshi Kihara
2019-04-02clk: renesas: r8a77980: Fix RPC-IF module clock's parentSergei Shtylyov
2019-04-02clk: renesas: rcar-gen3: Rename DRIF clocksTakeshi Kihara
2019-04-02clk: renesas: rcar-gen3: Correct parent clock of Audio-DMACTakeshi Kihara
2019-04-02clk: renesas: rcar-gen3: Correct parent clock of SYS-DMACTakeshi Kihara
2019-04-02clk: renesas: rcar-gen3: Correct parent clock of HS-USBKazuya Mizuguchi
2019-04-02clk: renesas: rcar-gen3: Correct parent clock of EHCI/OHCIKazuya Mizuguchi
2019-04-02clk: renesas: r8a774c0: Add Z2 clockSimon Horman
2019-04-02clk: renesas: r8a77990: Add Z2 clockTakeshi Kihara
2019-04-02clk: renesas: rcar-gen3: Support Z and Z2 clocks with high frequency parentsSimon Horman
2019-04-02clk: renesas: rcar-gen3: Remove CLK_TYPE_GEN3_Z2Simon Horman
2019-04-02clk: renesas: rcar-gen3: Parameterise Z and Z2 clock offsetSimon Horman
2019-04-02clk: renesas: rcar-gen3: Parameterise Z and Z2 clock fixed divisorTakeshi Kihara
2019-04-02clk: renesas: r9a06g032: Add missing PCI USB clockGareth Williams
2019-04-02clk: renesas: r7s9210: Always use readl()Geert Uytterhoeven
2019-03-18clk: renesas: rcar-gen3: Pass name/offset to cpg_sd_clk_register()Geert Uytterhoeven
2019-02-25clk: renesas: r8a774a1: Fix LAST_DT_CORE_CLKFabrizio Castro
2019-02-21clk: renesas: r8a774c0: Fix LAST_DT_CORE_CLKFabrizio Castro
2019-02-05clk: renesas: r8a774c0: Add TMU clockBiju Das
2019-02-05clk: renesas: r8a77980: Add RPC clocksSergei Shtylyov
2019-02-05clk: renesas: rcar-gen3: Add RPC clocksSergei Shtylyov
2019-01-25clk: renesas: rcar-gen3: Add spinlockSergei Shtylyov
2019-01-25clk: renesas: rcar-gen3: Factor out cpg_reg_modify()Sergei Shtylyov
2019-01-24clk: renesas: r8a774c0: Correct parent clock of DUGeert Uytterhoeven
2019-01-21clk: renesas: r8a774a1: Add missing CANFD clockFabrizio Castro
2019-01-21clk: renesas: r8a774c0: Add missing CANFD clockFabrizio Castro
2018-12-14Merge branch 'clk-of' into clk-nextStephen Boyd
2018-12-14clk: Use of_node_name_eq for node name comparisonsRob Herring
2018-12-14Merge branches 'clk-renesas', 'clk-allwinner', 'clk-tegra', 'clk-meson' and '...Stephen Boyd
2018-12-10clk: renesas: Remove usage of CLK_IS_BASICStephen Boyd
2018-12-07Merge tag 'clk-renesas-for-v4.21-tag2' of git://git.kernel.org/pub/scm/linux/...Stephen Boyd
2018-12-07clk: renesas: rcar-gen3: Add HS400 quirk for SD clockNiklas Söderlund
2018-12-07clk: renesas: rcar-gen3: Add documentation for SD clocksNiklas Söderlund
2018-12-07clk: renesas: rcar-gen3: Set state when registering SD clocksNiklas Söderlund
2018-12-04clk: renesas: r8a77995: Simplify PLL3 multiplier/dividerGeert Uytterhoeven
2018-12-04clk: renesas: r8a77995: Add missing CPEX clockGeert Uytterhoeven
2018-12-04clk: renesas: r8a77995: Remove non-existent SSP clocksGeert Uytterhoeven
2018-12-04clk: renesas: r8a77995: Remove non-existent VIN5-7 module clocksGeert Uytterhoeven
2018-12-04clk: renesas: r8a77995: Correct parent clock of DUGeert Uytterhoeven
2018-12-04clk: renesas: r8a77990: Correct parent clock of DUTakeshi Kihara
2018-12-04clk: renesas: r8a77970: Add CPEX clockGeert Uytterhoeven
2018-12-04clk: renesas: r8a77965: Add CPEX clockGeert Uytterhoeven
2018-12-04clk: renesas: r8a7796: Add CPEX clockGeert Uytterhoeven
2018-12-04clk: renesas: r8a7795: Add CPEX clockGeert Uytterhoeven
2018-12-04clk: renesas: r8a774a1: Add CPEX clockGeert Uytterhoeven