summaryrefslogtreecommitdiff
path: root/kernel/src/interrupts
diff options
context:
space:
mode:
Diffstat (limited to 'kernel/src/interrupts')
-rw-r--r--kernel/src/interrupts/apic.rs16
1 files changed, 10 insertions, 6 deletions
diff --git a/kernel/src/interrupts/apic.rs b/kernel/src/interrupts/apic.rs
index 14f6169..3d42ba9 100644
--- a/kernel/src/interrupts/apic.rs
+++ b/kernel/src/interrupts/apic.rs
@@ -97,11 +97,8 @@ pub struct Apic {
impl Apic {
pub fn new() -> Option<Self> {
- use core::fmt::Write;
- let mut stdout = crate::io::vga_text::OStream::new();
- stdout.clear();
-
if !is_apic() { return None; }
+ Self::disable_pic();
let mut base_apic = unsafe { Msr::new(APIC_BASE_MSR).read() };
let mut apic = Self::from_base_apic(base_apic);
@@ -113,12 +110,19 @@ impl Apic {
apic.set(ApicRegister::TaskPriority, 0);
apic.set(ApicRegister::LvtPerformanceMonitor, APIC_NMI);
- apic.set(ApicRegister::LvtLint0, 0);
- apic.set(ApicRegister::LvtLint1, 0);
+ apic.set(ApicRegister::LvtLint0, APIC_DISABLE);
+ apic.set(ApicRegister::LvtLint1, APIC_DISABLE);
Some(apic)
}
+ pub fn disable_pic() {
+ unsafe {
+ x86_64::instructions::port::PortWriteOnly::new(0xa1).write(0xffu8);
+ x86_64::instructions::port::PortWriteOnly::new(0x21).write(0xffu8);
+ }
+ }
+
fn from_base_apic(base_apic: u64) -> Self {
Self { regs:
((base_apic >> 12) & 0xfffffffff) as *mut [u32; 1024]