diff options
author | Martin Blumenstingl <martin.blumenstingl@googlemail.com> | 2017-06-15 23:33:49 +0200 |
---|---|---|
committer | Kevin Hilman <khilman@baylibre.com> | 2017-06-16 12:07:11 -0700 |
commit | a35910d3994a6d1f59b140dea6b00b8a7b134878 (patch) | |
tree | 92de4749ebd18c93f23c5febc6ee64a848d2cc21 /arch/arm/boot/dts/meson8b.dtsi | |
parent | 8a7f0c52e8a07ac31784a2dd62c001d38843dfe6 (diff) |
ARM: dts: meson: add the hardware random number generator
All supported Meson SoCs have a random number generator in CBUS.
Newer SoCs (GXBB, GXL and GXM) provide only one 32-bit random number
register, whereas the older SoCs (Meson6, Meson8 and Meson8b) have two
32-bit random number registers. The existing meson-rng driver only
supports the lower 32-bit - but it still works fine on the older SoCs
apart from this small limitation.
Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Reviewed-by: Neil Armstrong <narmstrong@baylibre.com>
Signed-off-by: Kevin Hilman <khilman@baylibre.com>
Diffstat (limited to 'arch/arm/boot/dts/meson8b.dtsi')
-rw-r--r-- | arch/arm/boot/dts/meson8b.dtsi | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/meson8b.dtsi b/arch/arm/boot/dts/meson8b.dtsi index 1c09090ff4a5..a9d7074e6369 100644 --- a/arch/arm/boot/dts/meson8b.dtsi +++ b/arch/arm/boot/dts/meson8b.dtsi @@ -171,6 +171,12 @@ }; }; +&hwrng { + compatible = "amlogic,meson8b-rng", "amlogic,meson-rng"; + clocks = <&clkc CLKID_RNG0>; + clock-names = "core"; +}; + &L2 { arm,data-latency = <3 3 3>; arm,tag-latency = <2 2 2>; |