diff options
| author | Likun Gao <Likun.Gao@amd.com> | 2022-04-12 16:57:45 -0400 |
|---|---|---|
| committer | Alex Deucher <alexander.deucher@amd.com> | 2022-05-04 10:43:54 -0400 |
| commit | aca670e41f9fe52176040553f174d517cbd69da9 (patch) | |
| tree | f7849140a346ee01cca698324aebfe6200984b87 /drivers/gpu/drm/amd/amdgpu/amdgpu_mes.h | |
| parent | a76be7bbc3d7213e2e5ef9cbfa397c3ef48fb8b9 (diff) | |
drm/amdgpu: fix the fw size for sdma
For SDMA, if use the total size of SDMA TH0 and TH1 to allocate fw BO
may result to the ucode data overflow when copy ucode to BO as the PAGE
alignment.
IMU have the same issue.
Fix the above issue by alignment the fw size per fw ID.
Signed-off-by: Likun Gao <Likun.Gao@amd.com>
Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/amdgpu_mes.h')
0 files changed, 0 insertions, 0 deletions