summaryrefslogtreecommitdiff
path: root/drivers/clk/clk-vt8500.c
AgeCommit message (Expand)Author
2019-06-05treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 282Thomas Gleixner
2016-08-24clk: vt8500: Migrate to clk_hw based registration APIsStephen Boyd
2016-06-20clk: vt8500: rework wm8650_find_pll_bits()Roman Volkov
2016-06-20clk: vt8500: fix gcc-4.9 warningsArnd Bergmann
2016-02-02clk: vt8500: don't return possibly uninitialized dataArnd Bergmann
2016-01-29clk: vt8500: fix sign of possible PLL valuesAndrzej Hajda
2013-12-19clk: vt8500: Staticize vtwm_pll_opsSachin Kamat
2013-09-29ARM: vt8500: prepare for arch-wide .init_time callbackSebastian Hesselbarth
2013-09-29clk: vt8500: parse pmc_base from clock driverSebastian Hesselbarth
2013-07-03Merge tag 'clk-for-linus-3.11' of git://git.linaro.org/people/mturquette/linuxLinus Torvalds
2013-05-29clk: vt8500: Fix unbalanced spinlock in vt8500_dclk_set_rate()Tony Prisk
2013-05-29clk: vt8500: Remove unnecessary divisor adjustment in vtwm_dclk_set_rate()Tony Prisk
2013-05-29clk: vt8500: Add support for clocks on the WM8850 SoCsTony Prisk
2013-04-29Merge tag 'clk-for-linus-3.10' of git://git.linaro.org/people/mturquette/linuxLinus Torvalds
2013-04-14clk: vt8500: Missing breaks in vtwm_pll_round_rate/_set_rate.Tony Prisk
2013-03-14clk: vt8500: Fix "fix device clock divisor calculations"Arnd Bergmann
2013-01-24clk: vt8500: Use common of_clk_init() functionPrashant Gaikwad
2013-01-15clk: vt8500: Add support for WM8750/WM8850 PLL clocksTony Prisk
2013-01-15clk: vt8500: Fix division-by-0 when requested rate=0Tony Prisk
2013-01-15clk: vt8500: Fix device clock divisor calculationsTony Prisk
2013-01-15clk: vt8500: Fix error in PLL calculations on non-exact match.Tony Prisk
2012-11-09CLK: vt8500: Fix SDMMC clk special casesTony Prisk
2012-09-21arm: vt8500: clk: Add Common Clock Framework supportTony Prisk
generated by cgit v1.2.3-70-g09d2 (git 2.47.1) at 2024-12-25 15:12:37 +0000