index
:
pm24.git
master
perf-mon
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
renesas
Age
Commit message (
Expand
)
Author
2024-04-25
clk: renesas: r9a08g045: Add support for power domains
Claudiu Beznea
2024-04-25
clk: renesas: rzg2l: Extend power domain support
Claudiu Beznea
2024-04-25
clk: renesas: shmobile: Remove unused CLK_ENABLE_ON_INIT
Geert Uytterhoeven
2024-04-25
clk: renesas: r8a7740: Remove unused div4_clk.flags field
Christophe JAILLET
2024-04-23
clk: renesas: r9a07g043: Add clock and reset entry for PLIC
Lad Prabhakar
2024-04-23
clk: renesas: r8a779h0: Add INTC-EX clock
Cong Dang
2024-04-23
clk: renesas: r8a779h0: Add MSIOF clocks
Cong Dang
2024-04-23
clk: renesas: r8a779a0: Fix CANFD parent clock
Geert Uytterhoeven
2024-04-08
clk: renesas: r8a779h0: Add timer clocks
Thanh Quan
2024-04-02
clk: renesas: r8a779h0: Add SCIF clocks
Geert Uytterhoeven
2024-03-26
clk: renesas: r9a07g044: Mark resets array as const
Paul Barker
2024-03-26
clk: renesas: r9a07g043: Mark mod_clks and resets arrays as const
Paul Barker
2024-03-26
clk: renesas: r8a779h0: Add thermal clock
Geert Uytterhoeven
2024-02-20
clk: renesas: r8a779h0: Add RPC-IF clock
Cong Dang
2024-02-20
clk: renesas: r8a779h0: Add SYS-DMAC clocks
Cong Dang
2024-02-20
clk: renesas: r8a779h0: Add SDHI clock
Cong Dang
2024-02-20
clk: renesas: r8a779h0: Add EtherAVB clocks
Cong Dang
2024-02-13
clk: renesas: r9a07g04[34]: Fix typo for sel_shdi variable
Claudiu Beznea
2024-02-13
clk: renesas: r9a07g04[34]: Use SEL_SDHI1_STS status configuration for SD1 mux
Claudiu Beznea
2024-02-13
clk: renesas: r8a779f0: Correct PFC/GPIO parent clock
Geert Uytterhoeven
2024-02-13
clk: renesas: r8a779g0: Correct PFC/GPIO parent clocks
Geert Uytterhoeven
2024-02-06
clk: renesas: r8a779h0: Add I2C clocks
Cong Dang
2024-02-06
clk: renesas: r8a779h0: Add watchdog clock
Cong Dang
2024-02-06
clk: renesas: r8a779h0: Add PFC/GPIO clocks
Cong Dang
2024-01-31
clk: renesas: r8a779g0: Fix PCIe clock name
Geert Uytterhoeven
2024-01-31
clk: renesas: cpg-mssr: Add support for R-Car V4M
Cong Dang
2024-01-31
clk: renesas: rcar-gen4: Add support for FRQCRC1
Geert Uytterhoeven
2024-01-31
clk: renesas: r9a07g043: Add clock and reset entries for CRU
Biju Das
2024-01-31
clk: renesas: r9a08g045: Add clock and reset support for watchdog
Claudiu Beznea
2024-01-23
clk: renesas: mstp: Remove obsolete clkdev registration
Geert Uytterhoeven
2024-01-23
clk: renesas: cpg-mssr: Ignore all clocks assigned to non-Linux system
Kuninori Morimoto
2023-12-13
clk: renesas: r9a08g045: Add clock and reset support for ETH0 and ETH1
Claudiu Beznea
2023-12-13
clk: renesas: rzg2l: Check reset monitor registers
Claudiu Beznea
2023-12-13
clk: renesas: r9a08g045: Add IA55 pclk and its reset
Claudiu Beznea
2023-11-27
clk: renesas: rzg2l-cpg: Reuse code in rzg2l_cpg_reset()
Claudiu Beznea
2023-11-20
clk: renesas: r8a779g0: Add PCIe clocks
Yoshihiro Shimoda
2023-11-20
clk: renesas: r8a779g0: Add EtherTSN clock
Niklas Söderlund
2023-10-12
clk: renesas: r9a08g045: Add clock and reset support for SDHI1 and SDHI2
Claudiu Beznea
2023-10-12
clk: renesas: rzg2l: Use %x format specifier to print CLK_ON_R()
Claudiu Beznea
2023-10-10
clk: renesas: Add minimal boot support for RZ/G3S SoC
Claudiu Beznea
2023-10-10
clk: renesas: rzg2l: Add divider clock for RZ/G3S
Claudiu Beznea
2023-10-10
clk: renesas: rzg2l: Refactor SD mux driver
Claudiu Beznea
2023-10-05
clk: renesas: rzg2l: Remove CPG_SDHI_DSEL from generic header
Claudiu Beznea
2023-10-05
clk: renesas: rzg2l: Add struct clk_hw_data
Claudiu Beznea
2023-10-05
clk: renesas: rzg2l: Add support for RZ/G3S PLL
Claudiu Beznea
2023-10-05
clk: renesas: rzg2l: Remove critical area
Claudiu Beznea
2023-10-05
clk: renesas: rzg2l: Fix computation formula
Claudiu Beznea
2023-10-05
clk: renesas: rzg2l: Trust value returned by hardware
Claudiu Beznea
2023-10-05
clk: renesas: rzg2l: Lock around writes to mux register
Claudiu Beznea
2023-10-05
clk: renesas: rzg2l: Wait for status bit of SD mux before continuing
Claudiu Beznea
[next]