summaryrefslogtreecommitdiff
path: root/drivers/cxl/core/pci.c
AgeCommit message (Expand)Author
2024-12-02module: Convert symbol namespace to string literalPeter Zijlstra
2024-09-22cxl: Calculate region bandwidth of targets with shared upstream linkDave Jiang
2024-09-09cxl/pci: simplify the check of mem_enabled in cxl_hdm_decode_init()Yanfei Xu
2024-09-09cxl/pci: Check Mem_info_valid bit for each applicable DVSECYanfei Xu
2024-09-09cxl/pci: Remove duplicated implementation of waiting for memory_info_validYanfei Xu
2024-09-09cxl/pci: Fix to record only non-zero rangesYanfei Xu
2024-09-03cxl/pci: Remove duplicate host_bridge->native_aer checkingLi Ming
2024-09-03cxl/pci: cxl_dport_map_rch_aer() cleanupLi Ming
2024-09-03cxl/pci: Rename cxl_setup_parent_dport() and cxl_dport_map_regs()Li Ming
2024-09-03cxl/port: Use __free() to drop put_device() for cxl_portLi Ming
2024-08-09cxl/pci: Get AER capability address from RCRB only for RCH dportLi Ming
2024-07-17cxl/core/pci: Move reading of control register to immediately before usageForyun Ma
2024-05-08cxl: Add post-reset warning if reset results in loss of previously committed ...Dave Jiang
2024-05-08PCI/CXL: Move CXL Vendor ID to pci_ids.hDave Jiang
2024-03-13lib/firmware_table: Provide buffer length argument to cdat_table_parse()Robert Richter
2024-03-12cxl/pci: Get rid of pointer arithmetic reading CDAT tableRobert Richter
2024-03-12cxl/pci: Rename DOE mailbox handle to doe_mbRobert Richter
2024-02-16cxl/pci: Fix disabling memory if DVSEC CXL Range does not match a CFMWS windowRobert Richter
2024-01-29cxl/pci: Skip to handle RAS errors if CXL.mem device is detachedLi Ming
2023-12-22cxl: Calculate and store PCI link latency for the downstream portsDave Jiang
2023-12-08cxl/cdat: Free correct buffer on checksum errorIra Weiny
2023-11-02cxl/pci: Change CXL AER support check to use native AERTerry Bowman
2023-10-31Merge branch 'for-6.7/cxl-qtg' into cxl/nextDan Williams
2023-10-27cxl: Add support for reading CXL switch CDAT tableDave Jiang
2023-10-27cxl: Add checksum verification to CDAT from CXLDave Jiang
2023-10-27cxl/pci: Disable root port interrupts in RCH modeTerry Bowman
2023-10-27cxl/pci: Add RCH downstream port error loggingTerry Bowman
2023-10-27cxl/pci: Map RCH downstream AER registers for logging protocol errorsTerry Bowman
2023-10-27cxl/pci: Update CXL error logging to use RAS register addressTerry Bowman
2023-10-27cxl/pci: Add RCH downstream port AER register discoveryRobert Richter
2023-06-25Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxlDan Williams
2023-06-25Revert "cxl/port: Enable the HDM decoder capability for switch ports"Dan Williams
2023-06-25cxl: Rename 'uport' to 'uport_dev'Dan Williams
2023-05-18cxl: Wait Memory_Info_Valid before access memory related infoDave Jiang
2023-05-18cxl/port: Enable the HDM decoder capability for switch portsDan Williams
2023-05-13cxl: Add missing return to cdat read error pathDave Jiang
2023-04-22cxl/port: Fix port to pci device assumptions in read_cdat_data()Dan Williams
2023-04-18cxl/pci: Rightsize CDAT response allocationLukas Wunner
2023-04-18cxl/pci: Simplify CDAT retrieval error pathDave Jiang
2023-04-18cxl/pci: Use CDAT DOE mailbox created by PCI coreLukas Wunner
2023-04-18cxl/pci: Use synchronous API for DOELukas Wunner
2023-04-03cxl/pci: Handle excessive CDAT lengthLukas Wunner
2023-04-03cxl/pci: Handle truncated CDAT entriesLukas Wunner
2023-04-03cxl/pci: Handle truncated CDAT headerLukas Wunner
2023-03-21cxl/pci: Fix CDAT retrieval on big endianLukas Wunner
2023-02-16Merge branch 'for-6.3/cxl-events' into cxl/nextDan Williams
2023-02-16cxl/trace: Standardize device information outputIra Weiny
2023-02-14Merge branch 'for-6.3/cxl-rr-emu' into cxl/nextDan Williams
2023-02-14cxl/pci: Remove locked check for dvsec_range_allowed()Dave Jiang
2023-02-14cxl/hdm: Create emulated cxl_hdm for devices that do not have HDM decodersDave Jiang
generated by cgit v1.2.3-70-g09d2 (git 2.47.1) at 2024-12-25 07:03:26 +0000