summaryrefslogtreecommitdiff
path: root/drivers/cxl/core/port.c
AgeCommit message (Expand)Author
2022-11-14cxl: Unify debug messages when calling devm_cxl_add_dport()Robert Richter
2022-11-14cxl: Unify debug messages when calling devm_cxl_add_port()Robert Richter
2022-11-04cxl/region: Fix 'distance' calculation with passthrough portsDan Williams
2022-08-01cxl/region: Delete 'region' attribute from root decodersDan Williams
2022-07-26cxl/region: Introduce cxl_pmem_region objectsDan Williams
2022-07-26cxl/region: Add region driver boiler plateDan Williams
2022-07-25cxl/hdm: Commit decoder state to hardwareDan Williams
2022-07-25cxl/region: Program target listsDan Williams
2022-07-25cxl/region: Attach endpoint decodersDan Williams
2022-07-25cxl/acpi: Add a host-bridge index lookup mechanismDan Williams
2022-07-25cxl/region: Enable the assignment of endpoint decoders to regionsDan Williams
2022-07-21cxl/region: Add region creation supportBen Widawsky
2022-07-21cxl/mem: Enumerate port targets before adding endpointsDan Williams
2022-07-21cxl/hdm: Add sysfs attributes for interleave ways + granularityBen Widawsky
2022-07-21cxl/port: Move dport tracking to an xarrayDan Williams
2022-07-21cxl/port: Move 'cxl_ep' references to an xarray per portDan Williams
2022-07-21cxl/port: Record parent dport when adding portsDan Williams
2022-07-21cxl/port: Record dport in endpoint referencesDan Williams
2022-07-21cxl/hdm: Add support for allocating DPA to an endpoint decoderDan Williams
2022-07-21cxl/hdm: Track next decoder to allocateDan Williams
2022-07-21cxl/hdm: Add 'mode' attribute to decoder objectsDan Williams
2022-07-21cxl/core: Define a 'struct cxl_endpoint_decoder'Dan Williams
2022-07-21cxl/core: Define a 'struct cxl_root_decoder'Dan Williams
2022-07-21cxl/core: Define a 'struct cxl_switch_decoder'Dan Williams
2022-07-10cxl/port: Cache CXL host bridge dataDan Williams
2022-07-10cxl/mem: Add a debugfs version of 'iomem' for DPA, 'dpamem'Dan Williams
2022-07-10cxl/debug: Move debugfs init to cxl_core_init()Dan Williams
2022-07-09cxl/core: Drop is_cxl_decoder()Dan Williams
2022-07-09cxl/core: Drop ->platform_res attribute for root decodersDan Williams
2022-07-09cxl/core: Rename ->decoder_range ->hpa_rangeDan Williams
2022-07-09cxl/port: Keep port->uport valid for the entire life of a portDan Williams
2022-06-21cxl/core: Use is_endpoint_decoderBen Widawsky
2022-04-28cxl: Drop cxl_device_lock()Dan Williams
2022-04-28cxl: Replace lockdep_mutex with local lock classesDan Williams
2022-03-22cxl/core/port: Fix NULL but dereferenced coccicheck errorWan Jiabing
2022-02-17cxl/port: Hold port reference until decoder releaseDan Williams
2022-02-17cxl/port: Fix endpoint refcount leakDan Williams
2022-02-11cxl/core: Fix cxl_device_lock() class detectionDan Williams
2022-02-11cxl/core/port: Fix unregister_port() lock assertionDan Williams
2022-02-08cxl/core/port: Fix / relax decoder target enumerationDan Williams
2022-02-08cxl/core/port: Add endpoint decodersBen Widawsky
2022-02-08cxl/core: Move target_list out of base decoder attributesDan Williams
2022-02-08cxl/mem: Add the cxl_mem driverBen Widawsky
2022-02-08cxl/core/port: Add switch port enumerationDan Williams
2022-02-08cxl/core/port: Remove @host argument for dport + decoder enumerationDan Williams
2022-02-08cxl/port: Add a driver for 'struct cxl_port' objectsBen Widawsky
2022-02-08cxl/core: Emit modalias for CXL devicesDan Williams
2022-02-08cxl/core/hdm: Add CXL standard decoder enumeration to the coreDan Williams
2022-02-08cxl/core: Generalize dport enumeration in the coreDan Williams
2022-02-08cxl/port: Up-level cxl_add_dport() locking requirements to the callerDan Williams
generated by cgit v1.2.3-70-g09d2 (git 2.48.1) at 2025-02-20 02:32:38 +0000