summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.h
AgeCommit message (Expand)Author
2024-05-02drm/amd/display: Refactor DCCG into component folderRevalla Hari Krishna
2024-04-26drm/amd/display: Add some DCN401 reg name to macro definitionsAurabindo Pillai
2023-12-06drm/amd/display: Add missing dcn35 RCO registersDaniel Miess
2023-11-17drm/amd/display: Enable DCN clock gating for DCN35Daniel Miess
2023-08-30drm/amd/display: Update DCN20 for DCN35 supportQingqing Zhuo
2023-06-09drm/amd/display: Trigger DIO FIFO resync on commit streamsSaaem Rizvi
2023-04-11drm/amd/display: add dscclk instance offset checkCharlene Liu
2023-03-22drm/amd/display: Implement workaround for writing to OTG_PIXEL_RATE_DIV registerSaaem Rizvi
2022-09-19drm/amd/display: update dccg based on HW deltaCharlene Liu
2022-06-03drm/amd/display: Add dependant changes for DCN32/321Aurabindo Pillai
2022-01-25drm/amd/display: Disable physym clockDavid Galiffi
2022-01-25drm/amd/display: Fix disabling dccg clocksDavid Galiffi
2021-10-19drm/amd/display: Disable hdmistream and hdmichar clocksJake Wang
2021-10-19drm/amd/display: Disable dpstreamclk, symclk32_se, and symclk32_leJake Wang
2021-10-19drm/amd/display: Disable dsc root clock when not being usedJake Wang
2021-06-22drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCNAlex Deucher
2021-06-08drm/amd/display: Add interface for ADD & DROP PIXEL RegistersWesley Chalmers
2021-06-08drm/amd/display: Add Interface to set FIFO ERRDET SW OverrideWesley Chalmers
2021-06-04drm/amd/display: Add DCN3.1 DCCGNicholas Kazlauskas
2020-11-04drm/amdgpu: fold CONFIG_DRM_AMD_DC_DCN3* into CONFIG_DRM_AMD_DC_DCN (v3)Alex Deucher
2020-07-01drm/amd/display: Add DCN3 DCCGBhawanpreet Lakha
2019-10-03drm/amd/display: Revert fixup DPP programming sequenceWesley Chalmers
2019-08-15drm/amd/display: fixup DPP programming sequenceJun Lei
2019-06-21drm/amd/display: Add DCN2 clk mgrHarry Wentland
generated by cgit v1.2.3-70-g09d2 (git 2.48.1) at 2025-02-12 04:00:05 +0000