summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dc/resource/dcn20
AgeCommit message (Expand)Author
2024-12-02drm/amd/display: Add a left edge pixel if in YCbCr422 or YCbCr420 and odmPeterson Guo
2024-11-04drm/amd/display: Remove last parts of timing_traceDr. David Alan Gilbert
2024-10-22drm/amd/display: Ensure HPD source index is valid for dcn20/dcn201 link encodersSrinivasan Shanmugam
2024-07-23drm/amd/display: Pass non-null to dcn20_validate_apply_pipe_split_flagsAlex Hung
2024-06-27drm/amd/display: Fix null pointer deref in dcn20_resource.cAurabindo Pillai
2024-06-19drm/amd/display: Add null checker before access structsAlex Hung
2024-06-14drm/amd/display: Remove redundant ternary operationIvan Lipski
2024-06-14drm/amd/display: Remove unreachable checkIvan Lipski
2024-05-08drm/amd/display: Refactor input mode programming for DIG FIFODillon Varone
2024-04-30drm/amd/display: use even ODM slice width for two pixels per containerWenjing Liu
2024-04-30drm/amd/display: Ensure that dmcub support flag is set for DCN20Rodrigo Siqueira
2024-04-30drm/amd/display: Update comments in DCRodrigo Siqueira
2024-04-26drm/amd/display: Clean up code in DCRodrigo Siqueira
2024-03-20drm/amd/display: Program pixclk according to dcn revisionDillon Varone
2024-02-22drm/amd/display: Drop unnecessary headerRodrigo Siqueira
2023-11-29drm/amd/display: update pixel clock params after stream slice count change in...Wenjing Liu
2023-11-17drm/amd/display: Refactor resource into component directoryMounika Adhuri
generated by cgit v1.3.1 (git 2.54.0) at 2026-06-21 03:57:44 +0000