summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dmub/dmub_srv.h
AgeCommit message (Expand)Author
2024-04-16drm/amd/display: Pass sequential ONO bit to DMCUB boot optionsNicholas Kazlauskas
2024-04-09drm/amd/display: Add extra DMUB logging to track message timeoutAlvin Lee
2024-03-04drm/amd/display: add DCN351 version identifiersHamza Mahfooz
2024-02-14drm/amd/display: Add shared firmware state for DMUB IPS handshakeNicholas Kazlauskas
2024-02-07drm/amd/display: Drop legacy codeRodrigo Siqueira
2024-01-29drm/amd/display: refine code for dmcub inbox1 ring buffer debugFudongwang
2024-01-22drm/amd/display: Add GART memory support for dmcubFudongwang
2023-12-19drm/amd/display: skip error logging when DMUB is inactive from S3Samson Tam
2023-12-15drm/amd/display: do not send commands to DMUB if DMUB is inactive from S3Samson Tam
2023-11-17drm/amd/display: Change the DMCUB mailbox memory location from FB to inboxLewis Huang
2023-08-30drm/amd/display: Add DCN35 DMUBQingqing Zhuo
2023-08-30drm/amd/display: Skip dmub memory flush when not neededDillon Varone
2023-08-30drm/amd/display: Write flip addr to scratch reg for subvpAlvin Lee
2023-08-30drm/amd/display: Enable runtime register offset init for DCN32 DMUBAurabindo Pillai
2023-07-25drm/amd/display: Add interface to modify DMUB panel power optionsPaul Hsieh
2023-07-18drm/amd/display: Add helpers to get DMUB FW boot optionsCruise Hung
2023-06-30drm/amd/display: Set minimum requirement for using PSR-SU on RembrandtMario Limonciello
2023-06-30drm/amd/display: Correct `DMUB_FW_VERSION` macroMario Limonciello
2023-06-09Revert "drm/amd/display: cache trace buffer size"Leo Ma
2023-06-09drm/amd/display: cache trace buffer sizeJosip Pavic
2023-04-24drm/amd/display: Add p-state debuggingSung Lee
2023-04-24drm/amd/display: Restore rptr/wptr for DMCUB as workaroundJinZe.Xu
2023-04-18drm/amd/display: add mechanism to skip DCN initEric Yang
2023-03-22drm/amd/display: Add CRC and DMUB test supportCharlene Liu
2023-01-13drm/amd/display: Update dmub header to match DMUBMustapha Ghaddar
2022-12-15drm/amd/display: Add DPIA NOTIFICATION logicMustapha Ghaddar
2022-10-10drm/amd/display: Display does not light up after S4 resumeMeenakshikumar Somasundaram
2022-08-29drm/amd/display: Add support for visual confirm colorLeo (Hanghong) Ma
2022-07-13drm/amd/display: Add DCN314 version identifiersRoman Li
2022-06-03drm/amd/display: Add DMCUB source files and changes for DCN32/321Aurabindo Pillai
2022-06-03drm/amd/display: Add DCN32/321 version identifiersAurabindo Pillai
2022-05-04drm/amd/display: Add Connection Manager boot option.Jimmy Kizito
2022-02-18drm/amd/display: Add DCN315 DMUBQingqing Zhuo
2022-02-17drm/amd/display: Add DMUB support for DCN316Leo Li
2021-11-22drm/amd/display: Only flush delta from last command executionNicholas Kazlauskas
2021-11-17drm/amd/display: Wait for ACK for INBOX0 HW LockAlvin Lee
2021-11-03drm/amd/display: Added new DMUB boot option for power optimizationJake Wang
2021-10-28drm/amd/display: Enable dpia in dmub only for DCN31 B0Jude Shih
2021-10-28drm/amd/display: Set phy_mux_sel bit in dmub scratch registerHansen
2021-10-06drm/amd/display: Add dpia debug optionsMeenakshikumar Somasundaram
2021-10-06drm/amd/display: Support for SET_CONFIG processing with DMUBMeenakshikumar Somasundaram
2021-10-04drm/amd/display: Prevent using DMUB rptr that is out-of-boundsWyatt Wood
2021-09-14drm/amd/display: Add periodic detection when zstate is enabledEric Yang
2021-07-08drm/amd/display: DMUB Outbound Interrupt Process-X86Chun-Liang Chang
2021-06-22drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCNAlex Deucher
2021-06-15drm/amd/display: add DMUB registers to crash dump diagnostic data.Ashley Thomas
2021-06-04drm/amd/display: Add DCN3.1 DMCUBNicholas Kazlauskas
2021-05-27drm/amd/display: Implement INBOX0 usage in driverAlvin Lee
2021-05-19drm/amd/display: Initial DC support for Beige GobyAurabindo Pillai
2021-05-19drm/amd/display: Add get_current_time interface to dmub_srvWyatt Wood
generated by cgit v1.2.3-70-g09d2 (git 2.48.1) at 2025-03-29 14:01:10 +0000