summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_cdclk.c
AgeCommit message (Expand)Author
2024-08-06drm/i915: Replace to_bpp_int_roundup() with fxp_q4_to_int_roundup()Imre Deak
2024-06-17drm/i915: move comments about FSB straps to proper placeJani Nikula
2024-06-17drm/i915/cdclk: use i9xx_fsb_freq() for rawclk_freq initializationJani Nikula
2024-06-12drm/i915: Rename all bigjoiner to joinerStanislav Lisovskiy
2024-05-31drm/i915/cdclk: Plumb the full atomic state deeperVille Syrjälä
2024-05-03drm/i915/xe2hpd: Initial cdclk tableClint Taylor
2024-04-09drm/i915: move max_dotclk_freq to display substructJani Nikula
2024-04-09drm/i915: move skl_preferred_vco_freq to display substructJani Nikula
2024-04-04drm/i915: Use a plain old int for the cdclk/mdclk ratioVille Syrjälä
2024-04-04drm/i915: Use the correct mdclk/cdclk ratio in MBUS updatesVille Syrjälä
2024-04-04drm/i915: Use old mbus_join value when increasing CDCLKStanislav Lisovskiy
2024-04-04drm/i915/cdclk: Indicate whether CDCLK change happens during pre or post plan...Ville Syrjälä
2024-04-04drm/i915/cdclk: Drop tgl/dg2 cdclk bump hacksVille Syrjälä
2024-04-04drm/i915/cdclk: Fix voltage_level programming edge caseVille Syrjälä
2024-04-04drm/i915/cdclk: Fix CDCLK programming order when pipes are activeVille Syrjälä
2024-03-13drm/i915/xe2lpd: Support MDCLK:CDCLK ratio changesGustavo Sousa
2024-03-13drm/i915: Add mdclk_cdclk_ratio to intel_dbuf_stateGustavo Sousa
2024-03-13drm/i915/cdclk: Only compute squash waveform when necessaryGustavo Sousa
2024-03-13drm/i915/cdclk: Add and use mdclk_source_is_cdclk_pll()Gustavo Sousa
2024-03-13drm/i915/cdclk: Rename lnl_cdclk_table to xe2lpd_cdclk_tableGustavo Sousa
2024-03-11drm/i915: Reuse RPLU cdclk fns for MTL+Radhakrishna Sripada
2024-02-28drm/i915/cdclk: Document CDCLK componentsGustavo Sousa
2024-02-28drm/i915/cdclk: Rename intel_cdclk_needs_modeset to intel_cdclk_clock_changedGustavo Sousa
2024-02-23drm/i915: Fix doc build issue on intel_cdclk.cRodrigo Vivi
2024-02-16drm/i915/cdclk: Document CDCLK update methodsVille Syrjälä
2024-02-16drm/i915/cdclk: Remove the hardcoded divider from cdclk_compute_crawl_and_squ...Ville Syrjälä
2024-02-16drm/i915/cdclk: Squash waveform is 16 bitsVille Syrjälä
2024-02-16drm/i915/cdclk: Extract cdclk_divider()Ville Syrjälä
2024-01-08drm/i915/cdclk: Re-use bxt_cdclk_ctl() when sanitizingGustavo Sousa
2024-01-08drm/i915/cdclk: Reorder bxt_sanitize_cdclk()Gustavo Sousa
2024-01-08drm/i915/cdclk: Extract bxt_cdclk_ctl()Gustavo Sousa
2024-01-08drm/i915/xe2lpd: Update bxt_sanitize_cdclk()Gustavo Sousa
2024-01-03drm/i915/mtl: Add fake PCH for Meteor LakeHaridhar Kalvala
2023-12-20drm/i915/cdclk: Remove divider field from tablesGustavo Sousa
2023-12-13drm/i915/mtl: Fix voltage_level for cdclk==480MHzVille Syrjälä
2023-12-13drm/i915/cdclk: Rewrite cdclk->voltage_level selection to use tablesVille Syrjälä
2023-12-13drm/i915/cdclk: Remove the assumption that cdclk divider==2 when using squashingVille Syrjälä
2023-12-13drm/i915/cdclk: Give the squash waveform length a nameVille Syrjälä
2023-12-13drm/i915/cdclk: s/-1/~0/ when dealing with unsigned valuesVille Syrjälä
2023-11-29drm/i915: Clean up some DISPLAY_VER checksVille Syrjälä
2023-11-14drm/i915/display: Store compressed bpp in U6.4 formatAnkit Nautiyal
2023-11-04drm/i915: Bump GLK CDCLK frequency when driving multiple pipesVille Syrjälä
2023-09-28drm/i915: Rename intel_modeset_all_pipes() to intel_modeset_all_pipes_late()Imre Deak
2023-09-21drm/i915/lnl: Start using CDCLK through PLLStanislav Lisovskiy
2023-09-21drm/i915/lnl: Add CDCLK tableStanislav Lisovskiy
2023-09-21drm/i915/xe2lpd: Extend Wa_15010685871Lucas De Marchi
2023-08-21drm/i915/display: Eliminate IS_METEORLAKE checksMatt Roper
2023-08-18drm/i915/intel_cdclk: Add vdsc with bigjoiner constraints on min_cdlckAnkit Nautiyal
2023-08-07drm/i915/rplu: s/ADLP_RPLU/RAPTORLAKE_U in RPLU definesDnyaneshwar Bhadane
2023-08-07drm/i915/adlp: s/ADLP/ALDERLAKE_P for display and graphics stepDnyaneshwar Bhadane
generated by cgit v1.2.3-70-g09d2 (git 2.48.1) at 2025-07-31 20:48:51 +0000