summaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Expand)Author
2024-06-24drm/i915/display: Consider adjusted_pixel_rate to be u64Mitul Golani
2024-06-24drm/i915/psr: Set DP_PSR_SU_REGION_SCANLINE_CAPTURE bit when neededJouni Högander
2024-06-20drm/xe: Use the encoder suspend helper also used by the i915 driverImre Deak
2024-06-20drm/i915: Pass intel_display to the encoder suspend/shutdown helpersImre Deak
2024-06-20drm/i915: Move encoder suspend/shutdown helpers to intel_encoder.cImre Deak
2024-06-20drm/i915/dsb: Document that the ATS fault bits are for mtl+Ville Syrjälä
2024-06-20drm/i915: Drop useless intel_dsb.h includeVille Syrjälä
2024-06-20drm/i915/dsb: Add i915.enable_dsb module parameterVille Syrjälä
2024-06-20drm/i915/dsb: Convert the DSB code to use intel_display rather than i915Ville Syrjälä
2024-06-20drm/i915/dsb: Plumb the whole atomic state into intel_dsb_prepare()Ville Syrjälä
2024-06-20drm/i915: Pass the whole atomic state to intel_color_prepare_commit()Ville Syrjälä
2024-06-20drm/i915: Introduce intel_mode_vdisplay()Ville Syrjälä
2024-06-20drm/i915: Add flip done tracepointVille Syrjälä
2024-06-20drm/i915: Add async flip tracepointVille Syrjälä
2024-06-20drm/i915: Extract intel_crtc_arm_vblank_event()Ville Syrjälä
2024-06-19drm/i915: Enable plane/pipeDMC ATS fault interrupts on mtlVille Syrjälä
2024-06-19drm/i915: Enable pipeDMC fault interrupts on tgl+Ville Syrjälä
2024-06-19drm/i915: Nuke the intermediate pipe fault bitmasksVille Syrjälä
2024-06-19drm/i915: Extend GEN9_PIPE_PLANE_FLIP_DONE() to cover all universal planesVille Syrjälä
2024-06-19drm/i915: Sort bdw+ pipe interrupt bitsVille Syrjälä
2024-06-19drm/i915: Document bdw+ pipe interrupt bitsVille Syrjälä
2024-06-19drm/i915: Use REG_BIT() for bdw+ pipe interruptsVille Syrjälä
2024-06-19Merge drm/drm-next into drm-intel-nextJani Nikula
2024-06-19intel_alpm: Fix wrong offset for PORT_ALPM_* registersJouni Högander
2024-06-19Revert "drm/i915/psr: Disable early transport by default"Jouni Högander
2024-06-19drm/i915/psr: Add new debug bit to disable Panel ReplayJouni Högander
2024-06-19drm/i915/psr: Disable PSR/Panel Replay on sink side for PSR onlyJouni Högander
2024-06-19drm/i915/psr: Disable PSR2 SU Region ET if enable_psr module parameter is setJouni Högander
2024-06-19drm/i915/psr: Disable Panel Replay if PSR mode is set via module parameterJouni Högander
2024-06-19drm/i915/alpm: Fix port clock usage in AUX Less wake time calculationJouni Högander
2024-06-19drm/i915/display: Wa 16021440873 is writing wrong registerJouni Högander
2024-06-19drm/i915/psr: Set SU area width as pipe src widthJouni Högander
2024-06-17drm/i915/display: Update calculation to avoid overflowMitul Golani
2024-06-17drm/i915/display: update handling of FBC when VT-d active workaroundVinod Govindapillai
2024-06-17drm/i915: move comments about FSB straps to proper placeJani Nikula
2024-06-17drm/i915/cdclk: use i9xx_fsb_freq() for rawclk_freq initializationJani Nikula
2024-06-17drm/i915: use i9xx_fsb_freq() for GT clock frequencyJani Nikula
2024-06-17drm/i915: extend the fsb_freq initialization to more platformsJani Nikula
2024-06-17drm/i915: convert fsb_freq and mem_freq to kHzJani Nikula
2024-06-17drm/i915/gt: remove mem freq from gt debugfsJani Nikula
2024-06-17drm/i915/dram: rearrange mem freq initJani Nikula
2024-06-17drm/i915/dram: split out pnv DDR3 detectionJani Nikula
2024-06-17drm/i915/dram: separate fsb freq detection from mem freqJani Nikula
2024-06-17drm/i915/wm: clarify logging on not finding CxSR latency configJani Nikula
2024-06-17drm/i915/wm: rename intel_get_cxsr_latency -> pnv_get_cxsr_latencyJani Nikula
2024-06-17drm/i915/mso: using joiner is not possible with eDP MSOJani Nikula
2024-06-14drm/i915: Remove bogus MST check in intel_dp_has_audio()Ville Syrjälä
2024-06-14drm/i915: Utilize edp_disable_dsc from VBTVille Syrjälä
2024-06-14drm/i915: Reuse intel_dp_supports_dsc() for MSTVille Syrjälä
2024-06-14drm/i915: Use intel_dp_has_dsc() during .compute_config()Ville Syrjälä
generated by cgit v1.2.3-70-g09d2 (git 2.48.1) at 2025-08-13 12:15:51 +0000